

PATENT

Docket: 020683

IN THE SPECIFICATION

Please amend the paragraphs of the specification as follows:

Insert the following paragraphs subsequent to Paragraph [1050]:

In one embodiment, an apparatus is disclosed comprising a searcher for correlating a received signal with a synchronization sequence to produce a first plurality of search results, each search result comprising at least one of an energy indicator or an offset, and a processor for comparing a stored offset with the offset of a search result of the first plurality of search results and removing the corresponding search result from the first plurality of search results when the search result offset is within a pre-determined threshold of the stored offset, wherein the received signal comprises a scrambling code transmitted over a plurality of slots and a synchronization sequence repeated during each slot, and wherein the processor further adds an integer multiple of the number of chips in a slot to the search result prior to comparing.

In another embodiment an apparatus is disclosed comprising a searcher for correlating a received signal with a synchronization sequence to produce a first plurality of search results, each search result comprising at least one of an energy indicator or an offset, and a processor for comparing a stored offset with the offset of a search result of the first plurality of search results and removing the corresponding search result from the first plurality of search results when the search result offset is within a pre-determined threshold of the stored offset, wherein the received signal comprises a scrambling code transmitted over a plurality of slots and a synchronization sequence repeated during each slot, and wherein the processor further adds an integer multiple of the number of chips in a slot to the stored offset prior to comparing.